<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
    <url>
         <loc>https://xidianedu.cc/tech/npu/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/docs-site/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/00-Overview/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/00-Overview/01-review-and-evidence-map/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/01-dsa-fundamentals/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/02-spatial-systolic-topology/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/03-host-device-interface/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/04-clock-power-domain/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/05-tapeout-bringup-methodology/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/06-review-debug-self-test/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/07-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/01-NPU-Architecture/08-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/01-systolic-array-datapath/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/02-data-reuse-stationary-modes/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/03-vpu-vector-engine/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/04-sfu-activation-lut/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/05-compute-core-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/06-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/02-Tensor-Matrix-Compute-Core/07-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/03-Scratchpad-OnChip-Buffer/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/03-Scratchpad-OnChip-Buffer/01-scratchpad-sram-architecture/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/03-Scratchpad-OnChip-Buffer/02-ping-pong-double-buffering/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/03-Scratchpad-OnChip-Buffer/03-software-managed-banking/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/03-Scratchpad-OnChip-Buffer/04-sram-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/03-Scratchpad-OnChip-Buffer/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/03-Scratchpad-OnChip-Buffer/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/04-Data-Quantization-Mixed-Precision/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/04-Data-Quantization-Mixed-Precision/01-quantization-int8-fp8-mxfp/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/04-Data-Quantization-Mixed-Precision/02-hardware-truncation-scaling/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/04-Data-Quantization-Mixed-Precision/03-mixed-precision-arithmetic/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/04-Data-Quantization-Mixed-Precision/04-quantization-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/04-Data-Quantization-Mixed-Precision/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/04-Data-Quantization-Mixed-Precision/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/05-NPU-DMA-Dataflow-Engine/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/05-NPU-DMA-Dataflow-Engine/01-tensor-dma-multidim-stride/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/05-NPU-DMA-Dataflow-Engine/02-data-format-nchw-nc4hw4/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/05-NPU-DMA-Dataflow-Engine/03-weight-decompression-engine/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/05-NPU-DMA-Dataflow-Engine/04-dma-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/05-NPU-DMA-Dataflow-Engine/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/05-NPU-DMA-Dataflow-Engine/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/06-Interconnect-Tile-Mesh-NoC/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/06-Interconnect-Tile-Mesh-NoC/01-multi-core-tile-topology/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/06-Interconnect-Tile-Mesh-NoC/02-2d-mesh-noc-routing/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/06-Interconnect-Tile-Mesh-NoC/03-multicast-broadcast-sync/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/06-Interconnect-Tile-Mesh-NoC/04-noc-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/06-Interconnect-Tile-Mesh-NoC/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/06-Interconnect-Tile-Mesh-NoC/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/07-Command-Processor-Task-Scheduler/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/07-Command-Processor-Task-Scheduler/01-vliw-instruction-stream/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/07-Command-Processor-Task-Scheduler/02-hardware-graph-scheduler/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/07-Command-Processor-Task-Scheduler/03-sync-barrier-event-registers/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/07-Command-Processor-Task-Scheduler/04-scheduler-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/07-Command-Processor-Task-Scheduler/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/07-Command-Processor-Task-Scheduler/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/08-Edge-vs-Cloud-Architecture/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/08-Edge-vs-Cloud-Architecture/01-edge-npu-ultra-low-power/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/08-Edge-vs-Cloud-Architecture/02-cloud-npu-hbm-scaleout/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/08-Edge-vs-Cloud-Architecture/03-architecture-tradeoffs/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/08-Edge-vs-Cloud-Architecture/04-domain-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/08-Edge-vs-Cloud-Architecture/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/08-Edge-vs-Cloud-Architecture/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/09-AI-Compiler-Software-Stack/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/09-AI-Compiler-Software-Stack/01-graph-ir-operator-fusion/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/09-AI-Compiler-Software-Stack/02-tiling-strategy-memory-planning/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/09-AI-Compiler-Software-Stack/03-low-level-codegen-runtime/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/09-AI-Compiler-Software-Stack/04-compiler-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/09-AI-Compiler-Software-Stack/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/09-AI-Compiler-Software-Stack/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/10-Debug-Profiling-Benchmarking/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/10-Debug-Profiling-Benchmarking/01-hardware-utilization-mfu/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/10-Debug-Profiling-Benchmarking/02-memory-vs-compute-bound/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/10-Debug-Profiling-Benchmarking/03-timeline-trace-mlperf/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/10-Debug-Profiling-Benchmarking/04-profiling-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/10-Debug-Profiling-Benchmarking/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/10-Debug-Profiling-Benchmarking/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/11-Multi-NPU-Cluster-ScaleOut/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/11-Multi-NPU-Cluster-ScaleOut/01-inter-chip-scaleup-scaleout/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/11-Multi-NPU-Cluster-ScaleOut/02-hccl-collective-engine/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/11-Multi-NPU-Cluster-ScaleOut/03-llm-cluster-deployment/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/11-Multi-NPU-Cluster-ScaleOut/04-cluster-engineering-guide/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/11-Multi-NPU-Cluster-ScaleOut/05-cases-debug/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/11-Multi-NPU-Cluster-ScaleOut/06-engineering-analysis/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Case-Studies/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Case-Studies/01-transformer-layer-npu-mapping/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Case-Studies/02-llm-prefill-decode-npu-flow/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Case-Studies/03-edge-camera-pipeline/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Case-Studies/04-quantized-gemm-contract/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Cross-Topics/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Cross-Topics/01-sparsity-acceleration/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Cross-Topics/02-static-memory-planning/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Cross-Topics/03-automotive-functional-safety/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Cross-Topics/04-model-protection-tee/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Glossary/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Labs/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Labs/lab01-systolic-array-sim/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Labs/lab02-tvm-custom-npu-tiling/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
    <url>
         <loc>https://xidianedu.cc/tech/npu/Labs/lab03-edge-npu-quantization-deploy/</loc>
         <lastmod>2026-11-05</lastmod>
    </url>
</urlset>